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 
Abstract—Four-leg DC-AC power converters are widely used 
for the power grids to manage grid voltage unbalance caused by 
the interconnection of single-phase or three-phase unbalanced 
loads. These converters can further be connected in parallel to 
increase the overall power rating. The control of these converters 
poses a particular challenge if they are placed far apart with no 
links between them (e.g. in islanded microgrids). This challenge is 
studied in this paper with each four-leg converter designed to 
have improved common current sharing and selective voltage 
quality enhancement. The common current sharing, including 
zero sequence component, is necessary since loads are spread over 
the microgrid and they are hence the common responsibility of all 
converters. The voltage quality enhancement consideration should 
however be more selective since different loads have different 
sensitivity levels towards voltage disturbances. Converters 
connected to the more sensitive load buses should therefore be 
selectively triggered for compensation when voltage unbalances at 
their protected buses exceed the predefined thresholds. The 
proposed scheme is therefore different from conventional 
centralized schemes protecting only a common bus. Simulation 
and experimental results obtained have verified the effectiveness 
of the proposed scheme when applied to a four-wire islanded 
microgrid. 
 
Index Terms—Four-leg converter, microgrid, virtual 
impedance, voltage quality, unbalance. 
I.  INTRODUCTION 
NCREASING concern with fossil fuel consumption has led to 
the development of new and renewable energy, and the 
introduction of distributed generators (DGs) [1], [2]. Multiple 
DGs can then be integrated to form a microgrid with better 
shared advantages and more flexible operation. Controllability 
of the formed microgrid is also enormous because of the many 
power converters used for interfacing the DGs [3]-[6]. A 
microgrid is therefore self-contained, allowing it to operate in 
either the grid-connected or islanded mode. Its supply-demand 
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requirement is less restrictive in the grid-connected mode with 
any surplus channeled to the grid and any shortfall drawn from 
it. The grid therefore behaves as a large energy reservoir for 
buffering any mismatches between supply and demand. The 
buffering effect is however not available in islanded operation 
which requires a strict supply-demand balance. Besides this, a 
load power sharing function among the DGs is needed to avoid 
stressing a particular DG. As a result, the control of DGs needs 
a decentralized technique (i.e. droop control) which is tuned 
according to the individual DG ratings. The operation of DGs 
relies only on locally measured quantities, and hence does not 
require communication links (named as wireless control in [7]-
[9]).  
Droop control was first developed for large synchronous 
generators and directed at balanced three-phase systems. Their 
active and reactive powers can be regulated by varying the 
system frequency and their respective terminal voltages. The 
same principle can be applied to power converters but does not 
work well when single-phase or three-phase unbalanced loads 
exist [10], [11]. Typically, the unbalanced load currents flow 
through the line and converter impedances, giving rise to 
unbalanced terminal voltages which can trip off sensitive loads. 
This problem is solved by employing active power filters 
(APFs) [12]-[14], static synchronous compensators 
(STATCOMs), dynamic voltage restorers (DVRs) [15], [16] 
or the uniﬁed power quality conditioners (UPQCs) [17]. 
However, these additions are costly. They are hence not 
attractive. 
A less costly alternative is to oversize the existing DG 
converters slightly, and to modify their control algorithms to 
include some compensation functions [18]. For example, in 
[19] and [20], voltage unbalance was mitigated by injecting 
negative-sequence currents through the current-controlled DG 
converters. This method is however not applicable to voltage-
controlled DGs. In [21], voltage unbalance was compensated 
by using multiple DGs. In order to achieve negative-sequence 
reactive power sharing, each DG is controlled as a negative-
sequence conductor with its conductance drooping with the 
negative-sequence reactive power flow. However, the 
negative-sequence current sharing performance is affected by 
line impedance and droop coefﬁcient mismatches. Another 
approach can be found in [22], where negative-sequence 
reactive power and compensation gain were used for 
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correcting voltage unbalance in an islanded microgrid. The 
compensation gain is however load-dependent, and hence 
difficult to optimize. A modified virtual impedance loop for 
improving voltage quality is presented in [23], but it does not 
consider unbalanced load power sharing. It is thus more 
suitable for a single DG operation. 
Moreover, most existing techniques focus on three-phase 
three-leg converters, where only positive- and negative-
sequence currents can flow. This is certainly not the case for a 
three-phase four-wire microgrid, where four-leg DG converters 
are used for supplying single- and three-phase loads with an 
additional zero-sequence current return path [24]-[27]. 
Therefore, sharing unbalanced load current among those four-
leg DG converters also needs to take account of zero-sequence 
component. The sharing should also be shouldered by all DGs, 
since powering dispersed loads in a microgrid should rightfully 
be the common responsibility of all DGs. Nonetheless, the 
voltage unbalance caused by unbalanced currents would 
impact individual loads differently, depending on their 
sensitivity levels. In this sense, each DG converter should have 
selective voltage compensation capability, while sharing the 
common load with the others. 
This is a decentralized voltage compensation approach, 
which no doubt, is different from the centralized schemes 
discussed in [31] and [34] for unbalanced voltage 
compensation. Moreover, critical loads in these references are 
assumed to be connected to a single common bus, which is far 
away from the DGs. Therefore, their centralized schemes 
should have communication links. Ideally, the loads, storage 
and sources should all be spread. In addition, critical loads 
should be placed close to converters with the compensation 
ability like in the case of uninterruptible power supplies. It is 
therefore more appropriate to have a decentralized scheme 
with only DG converters near to critical buses enabled for 
compensation whenever their voltage unbalances exceed 
certain thresholds. Such a decentralized scheme is proposed 
and achieved in this paper with its effectiveness validated 
experimentally with a three-phase four-wire islanded microgrid. 
Comparing with the typical centralized compensation method, 
the proposed control scheme can better match with the concept 
of distributed generation and some issues including 
transmitting time delay and signal loss, which are introduced 
by communication links may be avoided. 
II.  COMMON CURRENT SHARING 
An illustrative islanded microgrid with two DGs is shown in 
Fig. 1. Each DG is tied to its local bus by a three-phase four-
leg converter, where L and Ln1 denote the filter inductances, Cf 
is the filter capacitance, ZL is the line impedance, uinv and uo 
are the unfiltered and filtered output voltages, respectively. 
The four-leg converters must regulate their respective bus  
                                                          
1 Inductance Ln in Fig. 1 is for reducing switching frequency ripple in 
zero-sequence current along the common return line without influencing 
positive- and negative-sequence currents along the other three lines. Omitting 
Ln and increasing L alone will change all sequence currents. The effect of 
neutral line inductance can be found in [27].  
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Fig. 1. Example of the three-phase four-wire islanded microgrid.  
 
(a)                            (b) 
Fig. 2. Equivalent (a) positive- / negative- and (b) zero- sequence circuits of 
each four-leg DG converter. 
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Fig. 3. Inner voltage and current control of each four-leg DG converter. 
voltages and share the loads by applying droop control [7]-[9] 
if a decentralized scheme is preferred. Since the droop scheme 
works well only with balanced loads, only the positive-
sequence current component in the three-phase four-wire 
microgrid is regulated. In reality, negative- and zero-sequence 
current components do exist as a result of unbalanced loads 
and they need to be addressed separately. 
A.  Control of individual four-leg converters 
According to the symmetrical component theory, any 
phasor variables of the DG converter can be resolved into 
positive-, negative- and zero-sequence components, as shown 
in Fig. 2 [20], [28]. In this figure, i represents the 
instantaneous output current of the converter, while io 
represents the current after the LC filter. The superscripts +, –, 
and 0 denote positive-, negative- and zero-sequence 
components, respectively. It is not surprising that the two 
equivalent circuits look almost the same except for the 
inductance where L+ = L– = L in Fig. 2(a) and L0 = L + 3Ln in 
Fig. 2(b). Ideally, the positive-sequence voltage uo+ should be 
set to a finite stable value, while uo– and uo0 should be nullified 
regardless of the amount of unbalanced currents drawn by the 
loads. This can be ensured by regulating each voltage 
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component separately using the control scheme shown in Fig. 
3 [28], where the superscript k = +, − or 0 denotes the 
sequence components, and the superscript * indicates the 
command reference. 
Also shown in Fig. 3 are controllers GV(s) and GC(s) for 
regulating the terminal voltage and converter current, 
respectively. Modulator GPWM(s) is represented by a 
proportional gain. The output voltages can then be derived as  
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where H+(s), H–(s) and H0(s) are the positive-, negative- and 
zero-sequence closed-loop gains, and Zo+(s), Zo–(s) and Zo0(s) 
are the positive-, negative- and zero-sequence closed-loop 
output impedances, respectively. 
Under balanced output voltage tracking, the demanded 
voltage references are set as uo+* = uref and uo–* = uo0* = 0. 
Substituting these to (1) then leads to (2),  
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Equation (3) can also be used to represent Zo+(s) and Zo–(s) 
upon replacing L0 with L+ = L–. Transfer function analyses for 
all sequence impedances are therefore the same even though 
only Zo–(s) is considered in (3). Ideally, (3) should be zero in 
order to prevent the load current components io+, io– and io0 
from affecting the output voltages uo+, uo– and uo0 according to 
(1). This can be ensured by choosing a large GV(s), at least, at 
the frequency of interest. In terms of unbalance control with a 
four-leg converter, a large GV(s) implies that the system 
fundamental frequency f (or  in angular notation) should be 
considered for all three sequence components if the control 
scheme is implemented in the stationary frame. However, if 
the positive-sequence synchronous dq0 frame is preferred to 
merge with the accompanied droop control, three frequencies 
of interest must be specified. They are 0 Hz for positive-
sequence,  for zero-sequence and 2 for negative-sequence 
regulation when all sequence components are referred to the 
same positive-sequence synchronous frame. 
High gains at these frequencies can be obtained by using an 
integral term in GV(s) for the positive-sequence regulation and 
a resonant term at 2 for the negative-sequence regulation. 
The resulting transfer function is given in (4),  
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 (4) 
where kp, ki and kr are the controller gains, and c is the cutoff 
frequency of the third resonant term. The same resonant term, 
but with its resonant peak shifted to , can be used for 
regulating the zero-sequence component. The required transfer 
function is given in (5),  
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Fig. 4. Illustration of controller types for the inner voltage and current 
control of each four-leg DG converter. 
 
Fig. 5. Bode plot of the zero-sequence output impedance.  
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where kp0 and kr0 are the accompanied controller gains. 
The placement of (4) and (5) in the control scheme can be 
seen in Fig. 4, where only a proportional term (P) is used as 
GC(s) (= kc) for all sequence components. Higher order terms 
such as an integral or resonant term can be included in GC(s) 
too, but is generally not necessary. To demonstrate this, (3) 
can be simplified as (6) if only a large GC(s) is assumed.  
0 C PWM
o
f V C PWM f V
( ) ( ) 1
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Z s
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+ +
    (6) 
Clearly, Zo0(s) will not approach zero if GV(s) is not large 
enough, regardless of the order of GC(s). Therefore, GC(s) can 
merely be a proportional term to simplify the controller design. 
For verification, Bode diagram of Zo0(s) is plotted using 
parameters listed in Table I. This plot clearly shows a very low 
impedance (-40 dB or 0.01 Ω) at the frequency of interest ( 
= 2  50 rad/s). Therefore, it is sufficient to use a 
proportional term as GC(s) with its output fed to a three-
dimensional space vector modulator (3D-SVM) described in 
[27]. 
B.  Common current sharing based on virtual impedances 
The control scheme in Fig. 3 requires a voltage command 
notated as uok* (k = +, − or 0). For a single converter, this 
command can be set to a fixed system voltage designed for the 
microgrid. The fixed voltage command will however not 
function well when two or more converters are interconnected. 
This is because GV(s), consisting of (4) and (5), will make the 
converters behave as ideal voltage sources with zero output 
impedances. The current or power combination from these 
ideal voltage sources is then not uniquely defined. It is thus 
possible for a lower rated converter to supply more power than 
a higher rated converter provided that the microgrid is stable. 
This is certainly not desired since the lower rated converter 
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will be stressed unfairly. To avoid the problem in a 
decentralized manner, droop control is implemented by using 
those linear expressions in (7),  
 
*
*
mP
E E nQ
   -

 -
 (7) 
where P and Q are active and reactive powers controlled by 
the converter, m and n are the frequency and voltage droop 
coefﬁcients, and  and E are the operating frequency and 
voltage magnitude, respectively. 
In effect, (7) creates an effective frequency range for  and 
a voltage range for E those are linearly mapped to the 
converter P and Q ranges by the droop coefficients m and n. 
Ideally, m and n should be tuned inversely proportional to the 
converter power ratings. Using  and E then results in a 
variable voltage command for the converter, whose value is 
uniquely mapped to a defined set of P and Q. The unequal 
power flows through the converters are therefore avoided at 
the expense of a slight variation of terminal voltage. The droop 
scheme is however effective only for balanced systems where 
P and Q are predominantly constant in the steady state. In case 
of an unbalanced microgrid, the same droop expressions in (7) 
can be used, but only for its positive-sequence balanced 
components. Otherwise, it would give rise to oscillation 
because of power ripples introduced by the unbalanced 
components. Negative- and zero-sequence power sharing must 
hence be managed separately in a four-wire microgrid, where 
single- and three-phase unbalanced loads exist. 
The unbalanced sharing principles can be explained by 
referring to Fig. 6, where Thévenin equivalent circuits of two 
four-leg converters connected in parallel are illustrated. 
Included in the figure are Z L1–, ZL2–, ZL10 and ZL20 for 
representing sequence components of line impedances between 
the DGs and common bus, and Zo1–, Zo2–, Zo10 and Zo20 for 
representing closed-loop control impedances of the DG 
converters. The latter four impedances will be zero if (4) and 
(5) are used as GV(s) in Fig. 3. Sharing of sequence load 
currents io– and io0 will then be determined by the line 
impedances, rather than controlled by the DG converters. To 
regain controllability, a simple technique is to insert negative- 
and zero-sequence virtual impedances by modifying the 
sequence control schemes of the converters. The added virtual 
impedances will be in series with the line impedances, and if 
they are chosen sufficiently large, the line impedances can be 
ignored. 
Similarly, positive-sequence virtual impedances can be 
inserted, but their purposes are mainly for improving reactive 
power sharing or power decoupling in a low-voltage 
microgrid, where resistance dominates inductance [29], [30]. 
These purposes are well explained in the literature, and hence 
not further discussed in the paper. For the inserted negative- 
and zero-sequence virtual impedances, their corresponding 
control modifications are relatively simple, involving only 
minor changes to uo–* and uo0* in Fig. 3. These references are 
no longer zero. Instead, they are equal to the voltage drops (uo–
* = -uzv– and uo0* = -uzv0) across the resistive virtual 
impedances  
 
(a)           (b) 
Fig. 6. Thévenin equivalent circuits of two four-leg DG converters connected 
in parallel. (a) Negative- sequence circuit. (b) Zero-sequence circuit. 
 
Fig. 7. Bode plot of zero-sequence output impedance after the insertion of 
zero sequence virtual impedances.  
expressed in (8). Alternatively, reactive virtual impedances can 
be considered, but they are not encouraged because of possible 
derivative noise amplification at high frequency. This is 
especially true along the zero-sequence return path, where 
common switching noises from all three phases sum together. 
 
ZV V o
0 0 0
ZV V o
u R i
u R i
- - - 


 (8) 
With the inserted virtual impedances, zero-sequence output 
voltage of each DG converter then changes to  
 0 0 0* 0 0 0 0
o o V o o( ) ( ( ) ( ))u H s u H s R Z s i - +  (9) 
Equation (9) can similarly be used for representing 
positive- and negative-sequence output voltages after replacing 
the superscript 0 with + and –, respectively. They are hence 
not explicitly shown. From (9), the new output impedance of 
the converter can then be written as ZoV0(s) = H0(s)RV0 + Zo0(s), 
which upon expanded, leads to (10), 
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 (10) 
Bode diagram of ZoV0(s) after the addition of virtual 
impedances is shown in Fig. 7, where it is noted that its 
magnitude increases with RV0 at the system frequency of 50 Hz. 
The converter output impedance is therefore controllable, and 
is almost equal to RV0 if RV0 is large (e.g. |ZoV0| = 0.0784 dB = 
1.009 Ω when RV0 = 1 Ω). Indirectly, that also means the 
sequence current sharing can be controlled, as viewed from 
those sequence equivalent circuits in Fig. 6, where Zox– and 
Zox0 are now replaced by ZoVx– and ZoVx0, respectively (x = 1 or 
2 for distinguishing the two DGs). When |ZoV0| >> |ZL0|, the 
zero-sequence current io10 flowing through DG1 can then be 
derived as  
 
0
0 0oV2
1 0 0
oV1 oV2
o o
Z
i i
Z Z

+
 (11) 
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Obviously, io10 can be controlled proportional to the DG 
rating of S1, if ZoVx0  RVx0  1 / Sx or ZoV10S1 = ZoV20S2 for the 
two-DG example shown in Fig. 1. The same sharing principle 
can equally be applied to the negative-sequence current, as 
mentioned earlier. 
III.  SELECTIVE BUS VOLTAGE ENHANCEMENT 
It has been demonstrated that the common load current 
sharing among the DGs can be achieved by inserting large 
sequence virtual impedances. However, the insertion of large 
sequence impedances will induce large voltage unbalances at 
most system buses. The buses with sensitive loads may trip 
when the bus unbalances exceed certain thresholds. Ideally, 
these buses should have DG converters tied to them, whose 
controllability can be tapped for improving the bus voltage 
quality. To illustrate this, the example four-wire microgrid 
shown in Fig. 1 is considered, whose local buses are assumed 
to have sensitive loads tied to them. These loads are thus 
respectively protected by DG1 and DG2. Assuming next that 
only voltage unbalance at bus 1 has exceeded its threshold, 
only DG1 should then be selectively enabled to perform the 
proposed voltage compensation. This is conducted by lowering 
its sequence virtual impedances since they are the main causes 
of voltage unbalance. 
On the other hand, DG2 and its protected loads will remain 
undisturbed since their unbalanced thresholds are not 
exceeded. Despite that, the voltage quality at bus 2 and the 
common bus are also improved slightly because of the 
propagating effect from bus 1. The only tradeoff according to 
(11) is a larger unbalanced current flowing through DG1, 
which must be capped. It should also be emphasized that the 
proposed selective scheme is decentralized with each DG 
detecting its own bus terminal variables for protecting its own 
sensitive loads against incoming disturbances. It is therefore 
different from the common centralized schemes [34], which 
detect terminal variables at the common bus and then transmit 
the information to the DGs through communication links. 
In principle, the decentralized voltage compensation 
scheme can be realized by modifying the sequence virtual 
impedances in (12), where RVfk is the fixed resistance for 
achieving common load current sharing, and RVk is the 
adjustable resistance for restoring voltage quality (k = − or 0). 
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The adjustable sequence resistances can then be regulated 
by detecting the voltage unbalance factors (VUFs) which are 
defined in [32]. 
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Fig. 8. Computation of sequence virtual impedances.  
When the pre-defined VUF threshold at bus 1 is exceeded, 
the voltage compensation scheme of DG1 shown in Fig. 8 will 
immediately be triggered, which in the steady state, will 
regulate the sequence VUFs to their specified thresholds 
(notated with superscript *), rather than reducing them to a 
value lower than the thresholds. This avoids an unnecessary 
increase of unbalanced current through DG1, while still 
retaining proper operation of its sensitive loads at the specified 
thresholds. In this paper, the thresholds have been set to 
1%~2%, which are lower than the maximum of 2%~3% 
permitted by IEC and ANSI C84.1-2006 [32] for electrical 
power systems. The outputs of Proportional-Integral (PI) 
controllers are then low-pass filtered to remove noise, and to 
intentionally slow down the computation. This is to ensure that 
its response time matches that of the positive-sequence droop 
scheme, where low-pass filters (LPFs) are also used for 
filtering out the average active and reactive powers. The 
adjustable resistances obtained from the LPFs in Fig. 8 are 
finally summed with the fixed resistances according to (12). 
IV.  SIMULATION RESULTS 
The overall proposed control scheme is shown in Fig. 9. It 
consists of a positive-sequence droop controller, a sequence 
virtual impedance insertion loop, and two inner (voltage and 
current) control loops. The inner control loops and positive-
sequence droop controller are described in Section II-A and B, 
respectively, while the sequence virtual impedance insertion 
loop is described in both Section II-B and Section III. Also 
included in Fig. 9 is a block for extracting sequence 
components based on the second-order generalized integrators 
[33]. The control scheme is implemented in the dq0 
synchronous reference frame, and duplicated for controlling 
the four DGs shown in Fig. 10. 
All DGs are set to have the same power ratings. This is 
theoretically fair since DGs with different ratings will still 
share the same per-unit powers after normalized with their 
respective ratings. As for the buses, local bus 1 is dedicated as 
the critical bus with a common threshold of 1% set for its 
negative- and zero-sequence VUFs. The other buses are less 
sensitive, and hence have a higher threshold of 2%. The 
resulting four-wire islanded microgrid is tested in 
Matlab/Simulink using parameters listed in Table I and a 
single-phase load of 6 and 25.7 mH connected to the 
common bus. 
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Fig. 9. Overall control of the four-leg DG converter. 
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Fig. 10. Simulation diagram with proposed distributed compensation scheme.  
TABLE I 
 SYSTEM PARAMETERS 
Parameters Symbol Value 
Nominal output voltage E* 220 V 
Nominal output angular frequency * 100π rad/s 
Filter inductance L, Ln  2 mH, 1.2mH 
Filter capacitance  Cf 12 μF 
Line impedance of DG1 ZL1 1 mH, 0.1  
Line impedance of DG2 ZL2 0.8 mH, 0.1  
Line impedance of DG3 ZL3 1.2 mH, 0.15  
Line impedance of DG4 ZL4 1.6 mH, 0.2  
Voltage closed-loop 
kp, kr 0.12,  50 
kp
0, kr
0 0. 2,  100 
ki 100 
ωc 1 rad/s 
Current closed-loop 
kC 20 
kC
 0 20 
Droop coefficient 
m 
3.14×10-4  
 rad /(W·s) 
n 0.0062 V/Var 
Virtual impedance 
Rv
+, Lv
+ 1 , 4 mH 
Rvf –,  1  
Rvf
0 1  
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Fig. 11. Simulation diagram with existing centralized compensation scheme.  
For comparison, the centralized voltage compensation 
scheme from [34] is also simulated. Its overview is shown in 
Fig. 11, where a centralized controller can clearly be seen. The 
centralized controller measures voltage of the common bus, 
and then transmits the compensation references to the DGs. 
Communication links are therefore needed since the DGs are 
located far apart. Although the DGs are still realizing the 
compensation, the main decision management has been 
dedicated to the centralized controller. Each DG is also not 
selectively enabled for protecting its local bus. Instead, they 
are jointly enabled for protecting the common bus monitored 
by the centralized controller. The proposed decentralized 
scheme is thus different from the most existing centralized 
schemes including that in [34]. 
With the proposed scheme first simulated, results obtained 
from it are presented in Fig. 12. In particular, Fig. 12(a) shows 
all DGs in the common current sharing mode before T0 = 6 s. 
Their generated currents are thus equal at the expense of 
voltage unbalance detected in Fig. 12(c) and (d). As previously 
explained, this is created by the large inserted sequence 
impedances as shown in Fig. 12(e). After T0 = 6 s, the 
conditions change with DG1 now activated to perform voltage  
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Fig. 12. Simulation results for four DGs using the proposed control scheme. 
(a) negative- and zero-sequence components of output currents, (b) positive 
sequence active and reactive powers, (c) negative-sequence VUFs of all 
buses, (d) zero-sequence VUFs of all buses, and (e) virtual impedance values. 
compensation. As seen from Fig. 12(a), DG1 now carries more 
sequence currents with the remaining shared equally among 
the other DGs. The bus voltage quality of DG1 has therefore 
improved, as verified by the regulation of VUFs at 1% from T0 
= 6 s onwards. This can clearly be seen in Fig. 12(c) and (d),  
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Fig. 13. Simulation results for four DGs using existing centralized control 
scheme. (a) negative-sequence VUFs of all buses, (b) zero-sequence VUFs of 
all buses, (c) positive-sequence active and reactive powers, and (d) negative- 
and zero-sequence output currents. 
and is caused by the intentional lowering of sequence virtual 
impedances shown in Fig. 12(e). 
Although not intentional, voltage qualities of the common 
and other local buses are also improved because of the lower 
negative- and zero-sequence currents flowing through lines 
connecting them. Moreover, during the simulated time, all 
DGs share the positive-sequence active and reactive powers 
equally, as shown in Fig. 12(b). This is expected since they use 
the same P+–f and Q+–V droop controllers and positive-
sequence virtual impedances. The effect of unbalance 
compensation on positive-sequence power sharing is therefore 
negligible or fully decoupled.  
Simulation results for the centralized scheme are next 
presented in Fig. 13 using the same parameters and enabling 
conditions as Fig. 12. The latter means the centralized voltage 
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compensation only begins from T1 = 6 s onwards. Fig. 13(a) 
and (b) show the VUFs captured for the common and local 
buses. It can clearly be seen that the VUFs of the common bus 
have been lowered to 1%, but not those of the local buses 
since they are not directly controlled. The local VUFs are, in 
fact, higher due to voltage drops across lines connecting the 
common and local buses. Equal power sharing feature of the 
DGs is not affected as shown in Fig. 13(c). The same uniform 
sharing can also be observed with the negative- and zero-
sequence currents in Fig. 13(d), which certainly, is expected 
since all DGs have been enabled for voltage compensation, 
rather than selectively.  
Another feature of the centralized scheme is its reliance on 
communication links, which can usually be burdened by time 
delays. Effects of this reliance are illustrated in Fig. 13(a) and 
(b), where large transient overshoots of VUFs can be seen 
even though the same settling time as Fig. 12 has been used. 
The impact is even greater after communication signals to 
DG2 are lost from T2 = 14 s onwards in Fig. 13. When that 
happens, DG2 carries lesser negative- and zero-sequence 
currents, and its VUFs have been lowered. However, the VUFs 
of the other local buses have risen noticeably with zero-
sequence VUF of DG4 rising above 2% in Fig. 13(b) (highest 
local threshold set for the decentralized scheme).  
In contrast to the centralized control methods, the proposed 
decentralized scheme is thus less prone to unexpected 
conditions caused by communication faults. The regulation is 
smoother and voltage quality of all the buses can be improved 
to some extent. It also offers more selective voltage 
compensation to the loads, which like the DGs, should mostly 
be distributed rather than concentrated at the common bus. 
V.  EXPERIMENTAL RESULTS 
Following the simulation study, an experimental setup is 
developed for validating the proposed control scheme shown 
in Fig. 9. It has two 12-kVA four-leg converters with LCL 
filters for emulating the two DGs in Fig. 1. Their control 
schemes are implemented with two TMS320F28335 digital 
signal processors (DSPs), whose control parameters and other 
system parameters are in accordance with the previous 
simulation, as listed in Table I. The experiment setup has a 
single-phase 12- resistive load connected, which will 
definitely cause unbalanced currents to flow. To share these 
unbalanced currents effectively, both negative- and zero-
sequence virtual resistances inserted have been set to 1 . 
Corresponding results obtained are shown from Figs. 15 to 17.  
In particular, it can be observed from Fig. 15 that output 
currents of both DGs are similar before the time instant of T1 
(only two phase currents from each DG are shown in Fig. 15(a) 
and (c) since the third phase current is the same as the smaller 
phase current shown in each of the figures). This is expected 
since both DGs are in their common current sharing mode. 
After T1, DG1 carries more current than DG2 since its voltage 
compensation functionality has been activated as shown in  
 
Fig. 14. Photograph of the experimental setup. 
Fig. 15. Phase A and B currents generated by the DGs are also 
no longer zero even though no load has been connected to 
these two phases. In terms of their sequence components, Fig. 
15(b) and (d) show an increase in negative- and zero-sequence 
currents through DG1, while those through DG2 decrease. 
Carrying lesser sequence currents, phase currents of DG2 will 
then have closer magnitudes, which certainly, is the case 
observed from Fig. 15(a) and (c) after T1. 
The voltage quality improvement can be seen by comparing 
Fig. 16(a) with the unbalanced RMS bus voltages of 223 V, 
223.7 V and 210.3 V before T1, and Fig. 16(b) with the 
improved RMS bus voltages of 220 V, 220.7 V and 214.7 V 
after T1. The improvement in bus voltages can also be seen in 
Fig. 17(a), where the computed VUF
-
 and VUF0 have dropped 
from 1.5% to 1% and 2.6% to 1%, respectively, after T1. 
Again, the voltage quality improvement is achieved by 
lowering sequence virtual impedances of DG1 selectively, as 
shown in Fig. 17(b). 
VI.  CONCLUSION 
A control scheme with common load current sharing and 
selective bus voltage enhancement has been presented for 
regulating the four-leg DGs used in an islanded four-wire 
microgrid. The control scheme achieves common current 
sharing by inserting negative- and zero-sequence virtual 
impedances, in addition to the usual positive-sequence 
impedance inserted with a droop controller. Making these 
sequence impedances tunable further allows the DGs to 
perform selective voltage compensation when the VUF 
thresholds of local buses have been exceeded. Instead of 
nullifying the VUFs of the concerned buses, the enabled DGs 
maintain them at their thresholds, which can help to limit 
currents passing through the enabled DGs, while protecting 
their sensitive loads. Simulation and experimental results have 
verified the effectiveness of the proposed scheme when 
compared with an existing centralized scheme. 
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Fig. 15. Experimental (a) phase output currents of DG1, (b) negative- and zero-sequence output currents of DG1, (c) phase output currents of DG2, and (d) 
negative- and zero-sequence output currents of DG2. 
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Fig. 16. Experimental bus voltages (a) before and (b) after voltage compensation. 
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Fig. 17. Experimental results for DG1. (a) VUFs, (b) Virtual impedances. 
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